T Adithya Nag Venkat. “A Low-Delay Configurable Register for FPGA Using GDI Technique”. International Journal of Intelligent Systems and Applications in Engineering 12, no. 3 (March 24, 2024): 3799–3805. Accessed July 22, 2024. https://ijisae.org/index.php/IJISAE/article/view/6056.