Pankaj P. Prajapati. “Sizing of Dual-Stage Operational Amplifiers through PVT-Aware Circuit Optimization in 0.18μm CMOS Technology”. International Journal of Intelligent Systems and Applications in Engineering 12, no. 4 (July 3, 2024): 1148–1155. Accessed July 8, 2024. https://ijisae.org/index.php/IJISAE/article/view/6360.