Raghunath B. H., and Aravind H. S. “An Efficient FPGA-Based Dynamic Partial Reconfigurable Implementation”. International Journal of Intelligent Systems and Applications in Engineering 11, no. 1s (January 16, 2023): 183–192. Accessed May 2, 2024. https://ijisae.org/index.php/IJISAE/article/view/2471.