Erna G, Saidulu V, Srihari G, Rao KB. FPGA Implementation of Adaptive Hold Logic Vedic Fused Dot Product Floating-Point Multiplier Using Razor Flip -Flop. Int J Intell Syst Appl Eng [Internet]. 2023 Oct. 27 [cited 2024 Jul. 22];12(2s):420-34. Available from: https://ijisae.org/index.php/IJISAE/article/view/3642