T Adithya Nag Venkat. A Low-delay Configurable Register for FPGA using GDI Technique. Int J Intell Syst Appl Eng [Internet]. 2024 Mar. 24 [cited 2024 Jul. 22];12(3):3799-805. Available from: https://ijisae.org/index.php/IJISAE/article/view/6056