1.
Hameed Ul Hassan Mohammed. Design for Testability (DFT) Techniques in Modern VLSI Chips . Int J Intell Syst Appl Eng [Internet]. 2019 Aug. 31 [cited 2025 Sep. 11];7(4):285 -. Available from: https://ijisae.org/index.php/IJISAE/article/view/7808