Raghunath B. H., Aravind H. S. An Efficient FPGA-Based Dynamic Partial Reconfigurable Implementation. Int J Intell Syst Appl Eng [Internet]. 2023 Jan. 16 [cited 2024 May 2];11(1s):183-92. Available from: https://ijisae.org/index.php/IJISAE/article/view/2471