1.
M. S. N, A. M. VP. Design and Implementation of High Speed, Low Power LVDS Receiver Architecture in 18nm FINFET Process Technology. Int J Intell Syst Appl Eng [Internet]. 2024 Feb. 7 [cited 2025 Feb. 18];12(15s):229-3. Available from: https://ijisae.org/index.php/IJISAE/article/view/4738