OOK Modulation Using intelligent OMIC Less Power Aware Clocked Threshold Inverter Quantized Flash ADC
Keywords:
Witched inverter scheme (SIS), sleep transistor, OOK, modulator, demodulator, CMO, millimeter-wave, quantization noiseAbstract
Because it connects the analog physical world and the digital logical world, an analog-to-digital converter, also known as an ADC, is a fundamental component of system-on-chip (SoC) products. System-on-a-chip (SoC) uses of CMOS flash ADCs benefit from threshold inverter quantization (TIQ). TIQ is a method that use a voltage comparator built from two cascaded CMOS inverters. The recent developments in SoC design need the development of this TIQ technique to accommodate the increased integration of ADCs with other electrical circuits on the chip and the increased emphasis on low-power and low-voltage uses. This idea addresses the need for an analog-to-digital (ADC) converter that is both efficient and upgraded for the coherent detection of On-Off Keying (OOK) methods. A modulation strategy known as on-off keying, or OOK, involves turning on and off a sinusoidal carrier signal with a unipolar binary signal. This is done in order to create a modulated signal. OOK is analogous to the amplitude-shift keying (ASK) technique that uses two levels. OOK modulator If there is a zero to transmit, the RF carrier should simply be turned off, and if there is a one, the carrier should be sent at full power. The ADC design technique is cutting edge; it does away with the resistor ladder entirely, which brings about a significant reduction in the power demand of an analog to digital converter.
Downloads
References
N. F. Kiyani, Y. Zhang, P. Harpe, X. Huang, and G. Dolmans, “Analysis and measurement results of an ultra-low power wakeup radio in the presence of interference,” URSI General Assembly and Scientific Symposium of International Union of Radio Science, Aug. 2011.
Y. Zhang et. al., “A 3.72μW ultra-low power digital baseband for wakeup radios,” IEEE Symposium on VLSI Design Automation and Test, Apr. 2011.
N. Pletcher, J. Rabaey, and S. Gambini, “A 52μW wake-up receiver with -72 dBm sensitivity using an uncertain-if architecture,” IEEE J. Solid-State Circuits, vol. 44, no. 1, pp. 269–280, January 2009.
Dong-Ryeol Oh , Kyoung-Jun Moon et. all “An 8-Bit 1-GS/s Asynchronous Loop-Unrolled SAR-Flash ADC With Complementary Dynamic Amplifiers in 28-nm CMOS” IEEE Journal Of Solid-State Circuits, vol. 56, no. 4, April 2021
R. H. Walden “Performance trends for analog to digital converters,” IEEE Commun. Mag., vol. 37, no. 2, pp. 96 – 101, Feb. 1999.
A. Moschitta and D. Petri, “Wideband communication system sensitivity to overloading quantization noise [ADC characterization],” IEEE Trans. Instrum. Meas., vol. 52, no. 4, pp. 1302 – 1307, Aug. 2003.
U. Rizvi, G. Janssen, and J. Weber, “BER analysis for MPAM signal constellations in the presence of fading and ADC quantization noise,” IEEE Commun. Lett., vol. 13, no. 10, pp. 733 –735, Oct. 2009.
U. H. Rizvi, G. J. M. Janssen and J. H. Weber, “BER analysis of BPSK and QPSK constellations in the presence of ADC quantization noise,” in 14th Asia-Pacific Conference on Communications, Akihabara, Japan, Oct. 2008, pp. 1 –5.
A. Annamalai and V. Bhargava, “Asymptotic error-rate behavior for noncoherent on-off keying in the presence of fading,” IEEE Trans. Commun., vol. 47, no. 9, pp. 1293 –1296, Sept. 1999.
T. Qinghui, S. Gupta, and L. Schwiebert, “BER performance analysis of an on-off keying based minimum energy coding for energy constrained wireless sensor applications,” IEEE International Conference on Communications, vol. 4, pp. 2734 – 2738, May 2005.
J. H. Reed, Software Radio: A modern approach to radio engineering. Prentice Hall, 2002.
Q. Fan and J. Chen, “A 1-GS/s 8-Bit 12.01-fJ/conv.-step two-step SAR ADC in 28-nm FDSOI technology,” IEEE Solid-State Circuits Lett., vol. 2, no. 9, pp. 99–102, Sep. 2019
Thai H-H, Pham C-K, Le D-H. Design of a Low-Power and Low-Area 8-Bit Flash ADC Using a Double-Tail Comparator on 180 nm CMOS Process. Sensors. 2023; 23(1):76.
Chanakya Dharani, “TIQ Flash ADC Design using a Low Power Multiplier Based Encoder,” International Journal of Recent Technology and Engineering (IJRTE) ISSN: 2277-3878, Volume-8, Issue-2S2, July 2019
Shailendra Prakash & Dr. Vishal Ramola, “Design Of A Low Power Flash Adc Using Threshold Inverter Quantization Technique in 90nm Technology,” International Journal of Current Research Vol. 9, Issue, 05, pp.50891-50895, May, 2017
Varshney, V.; Nagaria, R.K. Design and analysis of ultra high-speed low-power double tail dynamic comparator using charge sharing scheme. AEU-Int. J. Electron. Commun. 2020, 116, 153068.
Kumar, S.; Nagesh, C. Design of a Two-Step Low-Power and High-Speed CMOS Flash ADC Architecture. In Proceedings of the 24th IEEE International Symposium on VLSI Design and Test (VDAT), Bhubaneswar, India, 23–25 July 2020; pp. 1–6.
Wei, H.G.; Chio, U.F.; Zhu, Y.; Sin, S.W.; Seng-Pan, U.; Martins, R.P. A Power Scalable 6-bit 1.2 GS/s Flash ADC with Power on/off Track-and-Hold and Preamplifier. In Proceedings of the 2008 IEEE International Symposium on Circuits and Systems, Seattle, WA, USA, 18–21 May 2008; pp. 5–8.
Ramesh, J.; Gunavathi, K. A 8-Bit TIQ Based 780 MSPS CMOS Flash A/D Converter. In Proceedings of the International Conference on Computational Intelligence and Multimedia Applications (ICCIMA 2007), Sivakasi, India, 13–15 December 2007; Volume 2, pp. 201–208.
Xu, Y.; Wu, G.; Belostotski, L.; Haslett, J.W. 5-bit 5-GS/s noninterleaved time-based ADC in 65-nm CMOS for radio-astronomy applications. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 2016, 24, 3513–3525.
Wang, I.H.; Lee, H.Y.; Liu, S.I. An 8-bit 20-MS/s ZCBC time-domain analog-to-digital data converter. IEEE Trans. Circuits Syst. II Express Briefs 2009, 56, 545–549.
Yang, X.; Bae, S.J.; Lee, H.S. An 8-bit 2.8 GS/s Flash ADC with Time-based Offset Calibration and Interpolation in 65 nm CMOS. In Proceedings of the ESSCIRC 2019-IEEE 45th European Solid State Circuits Conference (ESSCIRC), Cracow, Poland, 23–26 September 2019; pp. 305–308
Mahajan, R. ., Patil, P. R. ., Potgantwar, A. ., & Bhaladhare, P. R. . (2023). Novel Load Balancing Optimization Algorithm to Improve Quality-of-Service in Cloud Environment. International Journal on Recent and Innovation Trends in Computing and Communication, 11(2), 57–64. https://doi.org/10.17762/ijritcc.v11i2.6110
Anna, G., Hernandez, M., García, M., Fernández, M., & González, M. Optimizing Course Recommendations for Engineering Students Using Machine Learning. Kuwait Journal of Machine Learning, 1(1). Retrieved from http://kuwaitjournals.com/index.php/kjml/article/view/104
Downloads
Published
How to Cite
Issue
Section
License
This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License.
All papers should be submitted electronically. All submitted manuscripts must be original work that is not under submission at another journal or under consideration for publication in another form, such as a monograph or chapter of a book. Authors of submitted papers are obligated not to submit their paper for publication elsewhere until an editorial decision is rendered on their submission. Further, authors of accepted papers are prohibited from publishing the results in other publications that appear before the paper is published in the Journal unless they receive approval for doing so from the Editor-In-Chief.
IJISAE open access articles are licensed under a Creative Commons Attribution-ShareAlike 4.0 International License. This license lets the audience to give appropriate credit, provide a link to the license, and indicate if changes were made and if they remix, transform, or build upon the material, they must distribute contributions under the same license as the original.
