Concurrent Computation Strategies: Unveiling the Power of Vedic Mathematics

Authors

  • Dinubhau B. Alaspure Research Scholor Dept of Electronics and Telecommuinication Engineering G H Raisoni University Amravati Amravati,Maharashtra,India
  • Swati Rajesh Dixit Electronics and Telecommuinication Engineering Raisoni Centre for Research and Innovation Nagpur, India
  • Jitendra S. Edle Asst. Prof. Electronics and Telecommuinication Engineering Sipna College of Engineering and Technology, Amravati, India

Keywords:

Vedic Mathematics, Virtex, Kintex, Artix, VHDL

Abstract

Within the dynamic realm of computational techniques, the fusion of age-old wisdom with contemporary technology has emerged as an intriguing frontier. This endeavor involves a profound investigation that combines the ancient wisdom of Vedic Mathematics with modern computing concepts. This innovative expedition not only reinvigorates conventional mathematical methodologies but also reveals the unexplored capabilities of simultaneous computation. The study presents the design and statistical analysis of a concurrent vedic multiplier architecture, suitable for various parallel computing applications, utilizing contemporary concurrent hardware architectures. This research study focuses on the multiplier architecture, which is the most hardware-intensive component. The ideas of Vedic mathematics are employed to define this architecture. The multiplier's architecture is explained using the basic principles of Very High-Speed Integrated Circuit Hardware Description Language (VHDL). The architecture is developed utilizing the latest High-Level Synthesis (HLS) Tool, such as Xilinx Vivado 2018.2. The architecture is designed to cater to various types of FPGA, including general-purpose, automotive, military, and high-reliability environments. Its primary objective is to ensure exact control over crucial characteristics such as delay, frequency, resources, and power..

Downloads

Download data is not yet available.

References

Y. Harshavardhan, S. Nagaraj, S. Jaahnavi and T. M. Reddy, "Analysis of 8-bit Vedic Multiplier using high speed CLA Adder," 2020 2nd International Conference on Innovative Mechanisms for Industry Applications (ICIMIA), 2020, pp. 128-132, doi: 10.1109/ICIMIA48430.2020.9074953.

J. Kuppili, M. Abhiram and N. A. Manga, "Design of Vedic Mathematics based 16 bit MAC unit for Power and Delay Optimization," 2021 4th Biennial International Conference on Nascent Technologies in Engineering (ICNTE), 2021, pp. 1-4, doi: 10.1109/ICNTE51185.2021.9487570.

A. Yadav and V. Bendre, "Design and Verification of 16 bit RISC Processor Using Vedic Mathematics," 2021 International Conference on Emerging Smart Computing and Informatics (ESCI), 2021, pp. 759-764, doi: 10.1109/ESCI50559.2021.9396965.

K. Keshav Sai Chowdary, K. Mourya, S. Ravi Teja, G. Suresh Babu and S. Sridevi Sathya Priya, "Design of Efficient 16-bit Vedic Multiplier," 2021 3rd International Conference on Signal Processing and Communication (ICPSC), 2021, pp. 214-218, doi: 10.1109/ICSPC51351.2021.9451757.

M. K. Sanju Vikasini and B. J. Kailath, "16-bit Modified Vedic Paravartya Divider with quotient in fractions," 2021 IEEE Region 10 Symposium (TENSYMP), 2021, pp. 1-5, doi: 10.1109/TENSYMP52854.2021.9551013.

A. Khan, A. N. Bahar and R. Arya, "Efficient Design of Vedic Square Calculator using Quantum dot Cellular Automata (QCA)," in IEEE Transactions on Circuits and Systems II: Express Briefs, doi: 10.1109/TCSII.2021.3107630.

J. F. Sayed, B. H. Hasan, B. Muntasir, M. Hasan and F. Arifin, "Design and Evaluation of a FIR Filter Using Hybrid Adders and Vedic Multipliers," 2021 2nd International Conference on Robotics, Electrical and Signal Processing Techniques (ICREST), 2021, pp. 748-752, doi: 10.1109/ICREST51555.2021.9331063.

A. A. Hayum, S. Chinnapparaj, G. Sujatha, G. T. Selvi, M. Naved and P. Mohanraj, "Review of Vedic Multiplier Using Various Full Adders," 2021 5th International Conference on Computing Methodologies and Communication (ICCMC), 2021, pp. 644-647, doi: 10.1109/ICCMC51019.2021.9418339.

D. Tripathi and S. Wairya, "An Efficient QCA Vedic Multiplier for Nanotechnology Applications," 2021 International Conference on Intelligent Technologies (CONIT), 2021, pp. 1-6, doi: 10.1109/CONIT51480.2021.9498464.

C. Mahitha, S. C. S. Ayyar, S. D. B, A. Othayoth and R. S R, "A Low Power Signed Redundant Binary Vedic Multiplier," 2021 5th International Conference on Trends in Electronics and Informatics (ICOEI), 2021, pp. 76- 81, doi: 10.1109/ICOEI51242.2021.9453032.

S. T. Mestry, S. V. Sankpal and D. N. Golatkar, "Low Power High Performance 4 bit Vedic-multiplier in 32nm," 2021 6th International Conference for Convergence in Technology (I2CT), 2021, pp. 1-5, doi: 10.1109/I2CT51068.2021.9417974.

A. Deepa and C. N. Marimuthu, "VLSI Design of a Squaring Architecture based on Yavadunam Sutra of Vedic Mathematics," 2020 International Conference on Electronics and Sustainable Communication Systems (ICESC), 2020, pp. 1162-1167, doi: 10.1109/ICESC48915.2020.9155768.

N. Gadda and U. Eranna, "64-bit ALU Design using Vedic Mathematics," 2020 International Conference on Emerging Trends in Information Technology and Engineering (ic-ETITE), 2020, pp. 1-4, doi: 10.1109/ic- ETITE47903.2020.122.

Y. G. P. Kumar, B. S. Karivappa, B. H. Patil, A. K. Naik, P. Kumar and M. Z. Kurian, "Power Efficient and High Speed Multiplier Bbased on Ancient Mathematics: A Review," 2020 International Conference on Electronics and Sustainable Communication Systems (ICESC), 2020, pp. 1005-1008, doi: 10.1109/ICESC48915.2020.9155709.

Ms. Rutuja Abhangrao, Ms. Shilpa Jadhav, Ms. Priyanka Ghodke and Prof. A. O. Mulani, ―Design And Implementation Of 8-Bit Vedic Multiplier‖, JournalNX, pp. 24–26, Mar. 2017.

Dhabliya, D., Sharma, R. Cloud computing based mobile devices for distributed computing (2019) International Journal of Control and Automation, 12 (6 Special Issue), pp. 1-4.

Sharma, R., Dhabliya, D. Attacks on transport layer and multi-layer attacks on manet (2019) International Journal of Control and Automation, 12 (6 Special Issue), pp. 5-11.

Downloads

Published

30.11.2023

How to Cite

Alaspure, D. B. ., Dixit, S. R. ., & Edle, J. S. . (2023). Concurrent Computation Strategies: Unveiling the Power of Vedic Mathematics. International Journal of Intelligent Systems and Applications in Engineering, 12(6s), 819–834. Retrieved from https://ijisae.org/index.php/IJISAE/article/view/4094

Issue

Vol. 12 No. 6s (2024)

Section

Research Article

License

Creative Commons License

This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License.

All papers should be submitted electronically. All submitted manuscripts must be original work that is not under submission at another journal or under consideration for publication in another form, such as a monograph or chapter of a book. Authors of submitted papers are obligated not to submit their paper for publication elsewhere until an editorial decision is rendered on their submission. Further, authors of accepted papers are prohibited from publishing the results in other publications that appear before the paper is published in the Journal unless they receive approval for doing so from the Editor-In-Chief.

IJISAE open access articles are licensed under a Creative Commons Attribution-ShareAlike 4.0 International License. This license lets the audience to give appropriate credit, provide a link to the license, and indicate if changes were made and if they remix, transform, or build upon the material, they must distribute contributions under the same license as the original.