Low Power and High throughput Reconfigurable FIR Filter Architecture using RRNS for SDR Applications

Authors

  • Manjunath P. S. Assistant Professor, Dept. of ETE, BMSCE,
  • Sapna Kumari C. Department of ECE, Nitte Meenakshi institute of technology, Bangalore
  • Rajashekhar U. Government Engineering College, Huvinahadagali - 583219
  • Thirthe Gowda M. T. Department of Computer Science and Engineering, Government Engineering College, Hassan, Karnataka, India
  • Sharath S. Government Engineering College, Chamarajanagar, Visvesvaraya Technological University, Belgaum

Keywords:

Reconfigurable FIR filter, Redundant-RNS, Parallel Prefix Adder, QRNS, FPGA

Abstract

A RNS significant RNS (Residue Number System) FIR filter design for Software Defined Radio (SDR) filtration is proposed, with the properties to satisfy such as clustering and concurrency process, this system provides a remarkable performance for the FIR filters. The proposed method is a novel technique for the minimization of the various time delaying parameters with the operation of the Distribution Arithmetic (DA) based residue processing. The proposed FIR filter with core optimized RNS has the benefit of rising performance, lowering processing latency delay with the suitable utilization of the existing RAM blocks on the FPGA, with the simulation results it can be observed that filter size with its operation are channelized and corresponding decrease in the operation logic with FPGA which can be considered as the cost effective as well. One of the major advantage of the proposed system as it can be noted that performance is improved comparatively, the operations which are to be done by the similar experimental setup requires more than 8 taps and 64 tap requires higher order hardware’s.  The cost effective and high throughput Finite Impulse Response (FIR) Filter is proposed using Reconfigurable Residue Number System (RRNS). The new design proposed here the same benefits as that of, add and shift method used before. The complexity of the system is reduced whenever the RRNS system has been added. The Vivado Design Suite & Artix-7 are used to implement the logical structure created. Inducer complete exercise 64-Tap filter is designed. The binary added is used to replace the classical modulo added. This will enhance the accuracy produced by single modulo reduction stage. The area is reduced by approximately 18%. In comparison with the multiplier in each tap with two's complement filter, the index based arithmetic multifaceted filter diminishes the Quadratic RNS off about a 69%. The newly designed filter requires only 45% of LE when compared to the traditional design.

Downloads

Download data is not yet available.

References

D. Pakiyarajah and C. U. S. Edussooriya, "Minimax Design of Computationally-Efficient FIR Graph Filters Using Semidefinite Programming," in IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 69, no. 9, pp. 3655-3659, Sept. 2022, doi: 10.1109/TCSII.2022.3181540.

A. L. Jayaweera, D. Pakiyarajah and C. U. S. Edussooriya, "Minimax Design of M-D Sparse FIR Filters With Arbitrary Frequency Response Using SOCP," in IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 69, no. 5, pp. 2403-2407, May 2022, doi: 10.1109/TCSII.2022.3160400.

M. Kumm, A. Volkova and S. -I. Filip, "Design of Optimal Multiplierless FIR Filters With Minimal Number of Adders," in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 42, no. 2, pp. 658-671, Feb. 2023, doi: 10.1109/TCAD.2022.3179221.

M. D. Kušljević, "IIR Cascaded-Resonator-Based Filter Design for Recursive Frequency Analysis," in IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 69, no. 9, pp. 3939-3943, Sept. 2022, doi: 10.1109/TCSII.2022.3172245.

S. H. You, C. K. Ahn, S. Zhao and Y. S. Shmaliy, "Frobenius Norm-Based Unbiased Finite Impulse Response Fusion Filtering for Wireless Sensor Networks," in IEEE Transactions on Industrial Electronics, vol. 69, no. 2, pp. 1867-1876, Feb. 2022, doi: 10.1109/TIE.2021.3055172.

S. Afrandideh, "A Modified DFT-Based Phasor Estimation Algorithm Using an FIR Notch Filter," in IEEE Transactions on Power Delivery, vol. 38, no. 2, pp. 1308-1315, April 2023, doi: 10.1109/TPWRD.2022.3213247.

L. Ben Saad, B. Beferull-Lozano and E. Isufi, "Quantization Analysis and Robust Design for Distributed Graph Filters," in IEEE Transactions on Signal Processing, vol. 70, pp. 643-658, 2022, doi: 10.1109/TSP.2021.3139208.

E. G. Pale-Ramon, Y. S. Shmaliy, J. A. Andrade-Lucio and L. J. Morales-Mendoza, "Bias-Constrained H₂ Optimal Finite Impulse Response Filtering for Object Tracking Under Disturbances and Data Errors," in IEEE Transactions on Control Systems Technology, vol. 30, no. 4, pp. 1782-1789, July 2022, doi: 10.1109/TCST.2021.3118321.

L. Chen, X. Xie, M. Song, Y. Li and Y. Zhang, "Estimation of High-Frequency Oscillation’s Magnitude and Frequency Based on Multi-Tone FIR Filter," in IEEE Transactions on Power Systems, vol. 38, no. 1, pp. 528-536, Jan. 2023, doi: 10.1109/TPWRS.2022.3155630.

J. Guo, P. Yu, Y. Li, Y. Song and F. Jing, "Optimal Preiod Input Design in FIR System Identification with Binary-Valued Observations and Event-Triggered Communication," in IEEE Transactions on Circuits and Systems II: Express Briefs, doi: 10.1109/TCSII.2022.3223967.

Y. Huang, S. Che, G. Zheng, W. Zhu, Y. Zhou and Z. Xue, "An Adaptive Filter for Subdivision of Circular Grating Signal of Angle Measurement," in IEEE Transactions on Instrumentation and Measurement, vol. 71, pp. 1-10, 2022, Art no. 9511410, doi: 10.1109/TIM.2022.3192068.

J. A. Ortega-Contreras, Y. S. Shmaliy, J. A. Andrade-Lucio and O. G. Ibarra-Manzano, "Robust $H_{2}$-OFIR Filtering: Improving Tracking of Disturbed Systems Under Initial and Data Errors," in IEEE Transactions on Aerospace and Electronic Systems, vol. 58, no. 5, pp. 4761-4770, Oct. 2022, doi: 10.1109/TAES.2022.3155588.

Z. Li et al., "Adaptable Approximate Multiplier Design Based on Input Distribution and Polarity," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 30, no. 12, pp. 1813-1826, Dec. 2022, doi: 10.1109/TVLSI.2022.3197229.

L. Li, P. Shi and C. K. Ahn, "Distributed Iterative FIR Consensus Filter for Multiagent Systems Over Sensor Networks," in IEEE Transactions on Cybernetics, vol. 52, no. 6, pp. 4647-4660, June 2022, doi: 10.1109/TCYB.2020.3035866.

Y. S. Shmaliy, Y. Xu, J. A. Andrade-Lucio and O. Ibarra-Manzano, "Predictive Tracking Under Persistent Disturbances and Data Errors Using $H_2$ FIR Approach," in IEEE Transactions on Industrial Electronics, vol. 69, no. 6, pp. 6121-6129, June 2022, doi: 10.1109/TIE.2021.3087403.

H. Wang, W. Xu, Z. Zhang, X. You and C. Zhang, "An Efficient Stochastic Convolution Architecture Based on Fast FIR Algorithm," in IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 69, no. 3, pp. 984-988, March 2022, doi: 10.1109/TCSII.2021.3121081.

Moir, T.J. (2022). FIR Filter Design. In: Rudiments of Signal Processing and Systems. Springer, Cham. https://doi.org/10.1007/978-3-030-76947-5_8

Oppenheim, A.V., Schafer, R.W.: Discrete-time Signal Processing. Prentice Hall, Englewood Cliffs (2009)

Rabiner, L.R., McClellan, J.H., Parks, T.W.: FIR digital filter design techniques using weighted chebyshev approximations. Proc. IEEE 63(4), 595–610 (1975)

Downloads

Published

24.03.2024

How to Cite

P. S., M. ., Kumari C., S. ., U., R. ., M. T., T. G. ., & S., S. . (2024). Low Power and High throughput Reconfigurable FIR Filter Architecture using RRNS for SDR Applications. International Journal of Intelligent Systems and Applications in Engineering, 12(18s), 99–110. Retrieved from https://ijisae.org/index.php/IJISAE/article/view/4955

Issue

Section

Research Article