Stacked and Doherty Power Amplifier for 6G Communication Deployment

Authors

  • K. Suganthi Asst. Professor, Dept. of ECE, SRM Institute of Science & Technology, Chengalpattu – 603203, Tamil Nadu
  • Ritam Dutta Professor, Dept. of CSE, Poornima University, Jaipur – 303905, Rajasthan
  • Shalini Chaudhary Assoc. Professor, Dept. of CSE, Poornima University, Jaipur – 303905, Rajasthan
  • Anirban Bhar Asst. Professor, Dept. of IT, Narula Institute of Technology, Kolkata – 700109, West Bengal
  • Priyanka Yadav Asst. Professor, Dept. of CSE, Poornima University, Jaipur – 303905, Rajasthan

Keywords:

CCLNA, Power Amplifier, Conversion gain, Saturated Output Power, CMOS technology

Abstract

This paper presents a fully integrated stacked architecture to address the challenges of 6G application using CMOS analog pre-distortion and tunable neutralization techniques. By using this method for the stacked power amplifier design, a baseband and passband impedance transformation is achieved, that combined with the stacked power amplifier architecture allows for high efficiency in deep back off, with a reduced load modulation for high bandwidth. This project designs an efficient Stacked Power Amplifier (PA) for 6G. The power amplifier is implemented in 180nm CMOS technology using Cadence and ADS tool. The usage of a diode pre-distorter for analog pre-distortion is investigated for the stacked power amplifier design. It is shown that the linearity of the stacked power amplifier has been significantly improved compared to a bipolar transistor at almost no additional layout size. This research work presents design of a Ka band power amplifier for sixth generation (6G) mobile communication in CMOS design. The stacked power amplifier consists of two different stages of architecture. With 5-volt supply, the stacked power amplifier achieves a small-signal gain of 16 dB, saturated output power (Psat) of 18 dBm, and achieves the maximum power added efficiency of 34.79%. The amplifier has been designed in 180-nm CMOS technology.

Downloads

Download data is not yet available.

References

D.Y.C. Lie, “RF-SOC: Integration trends of on-chip CMOS power amplifier benefits of external PA versus Integrated PA for portable wireless communications”, International Journal of Microwave Science and Technology, Vol 20, No 10,pp 380- 390, 2021.

R.Eskandari et all, “ A wide band noise cancelling balun LNA employing current reuse technique’’ Microelectronics Journal (76) 1-7, Feb 2020.

F. Zhang and P.R. Kinget, “Low-Power programmable gain CMOS distributed LNA and PA” IEEE Journal of Solid-State Circuits, vol.41, No.6, pp.1333-1343, Jun. 2019.

R.E. Mclntosh, “A millimeter Wave Cloud RADAR profiling system”, Proceedings of IGARSS, IEEE International Geoscience and Remote Sensing Symposium, 8-12 Aug, 2022.

S.C. Shinetal, “A 24GHz,3.9dB NF Low Noise amplifier using 180nm CMOS technology”, IEEE Microwave and Wireless component letters, Vol 15,No 7, pp 448-450, July 2015.

Kim J, Hoyos Sand Silva-Martinez J. “Wideband common-gate CMOS LNA employing dual negative feedback with simultaneous noise, gain, and bandwidth optimization”, IEEE Transactions on Microwave Theory and Techniques, Vol. 58, pp.2340-2351. 2019.

E. Bloch and E. Socher, “Beyond the Smith chart: A universal graphical tool for impedance matching using transformers,” IEEE Microw. Mag., Vol.15, no.7, pp.100-109, Dec. 2017.

Rashtian H , Mirabbasi S , Taris T , Deval Y and Begueret J B A 4-stage 60-GHz low-noise amplifier in 65-nm CMOS with body biasing to control gain, linearity and input matching Analog Integrated Circuits and Signal Processing Vol.73, pp.757-768, 2012.

Liang Wu, Hiu Fai Leung, Howard. C “Design and analysis of CMOS LNAs with Transformer feedback for WB input matching and noise cancellation”, IEEE Transactions on circuits and systems I. Vol 64, No 6, June 2022.

R. Dutta, P. Sharma, and S. Guha, “A SoC Based Low Power 8 – bit Flash ADC in 45nm CMOS Technology”, Proc. of the Int. Conf. on Advances in Electronics, Electrical and Computer Science Engineering — EEC 2012, pp.60-64, 2012.

R. Dutta, T.D. Subash, and N. Paitya, “Improved DC Performance Analysis of a Novel Asymmetric Extended Source Tunnel FET (AES-TFET) for Fast Switching Application”, Silicon, Vol. 14, pp.3835–3841 (2022). https://doi.org/10.1007/s12633-021-01147-8

R. Dutta, M. Rahaman, A. Guha and N. Paitya, “Study of gate source-drain overlap/gate-channel underlap in Heteojunction (50nm Ge channel) n-Double Gate TFET for different κ -spacer”, 2019 Int. Conf. on Smart Systems and Inventive Technology (ICSSIT), Tirunelveli, India, 2019, pp. 672-676, doi: 10.1109/ICSSIT46314.2019.8987903.

Yun Chiu, “On the operation of CMOS Active cascade Gain stage”, Journal of computer and communication, Scientific Research. Vol 1, No.18, Nov 2013.

Sobhan Bhuiyan, M.A., M.R. Hossain, K.N. Minhad, F. Haque, and M.S.K. Hemel. 2022. CMOS Low-Dropout Voltage Regulator Design Trends: An Overview. Electronics 11 (2):193. doi: 10.3390/electronics11020193.

Sreenivasulu, V.B., and V. Narendar. 2022. Design insights of nano sheet FET and CMOS circuit applications at 5-nm technology node. IEEE Transactions on Electron Devices 69 (8):4115-4122. doi: 10.1109/TED.2022.3181575.

Ragonese, E. 2022. Design Techniques for Low-Voltage RF/mm-Wave Circuits in Nanometer CMOS Technologies. Applied Sciences 12 (4):2103. doi: 10.3390/app12042103.

Maji, K.B., B.P. De, R. Kar, D. Mandal, and S.P. Ghoshal. 2022. CMOS analog amplifier circuits design using seeker optimization algorithm. IETE Journal of Research 68 (2):1376-1385. doi:10.1080/03772063.2019.1649207.

A. Mamun, B. Sueoka, N. Allison, Y. Huang, and F. Zhao. 2022. Design and evaluation of in-plane silicon microneedles fabricated with post CMOS compatible processes. Sensors and Actuators A: Physical 336 (1):113407. doi:10.1016/j.sna.2022.113407.

S.K.A., Prakash Dangi and Pratiksha Mishra. Design and Comparison of LEACH and Improved Centralized LEACH in Wireless Sensor Network. IJRITCC 2021, 9, 34-39.

S.K.A. and Abha Jadaun. “Design and Performance Assessment of Light Weight Data Security System for Secure Data Transmission in IoT”, Journal of Network Security, 2021, Vol-9, Issue-1, PP: 29-41.

Pratiksha Mishra and S.K.A.. “Design & Performance Assessment of Energy Efficient Routing Protocol Using Improved LEACH”, International Journal of Wireless Network Security, 2021, Vol-7, Issue-1, PP: 17-33.

S.K.A., Manish Kumar Mukhija, and Pooja Singh "A Security Approach to Manage a Smart City's Image Data on Cloud," AI-Centric Smart City Ecosystems: Technologies, Design and Implementation (1st ed.), PP: 68-82, (2022). CRC Press. https://doi.org/10.1201/9781003252542.

A. S. K. "A.. Raj, V. Sharma, and V. Kumar.“Simulation and Analysis of Hand Gesture Recognition for Indian Sign Language Using CNN”." International Journal on Recent and Innovation Trends in Computing and Communication 10, no. 4 (2022): 10-14.

Downloads

Published

24.03.2024

How to Cite

Suganthi, K. ., Dutta, R. ., Chaudhary, S. ., Bhar, A. ., & Yadav, P. . (2024). Stacked and Doherty Power Amplifier for 6G Communication Deployment. International Journal of Intelligent Systems and Applications in Engineering, 12(18s), 510–515. Retrieved from https://ijisae.org/index.php/IJISAE/article/view/4997

Issue

Vol. 12 No. 18s (2024)

Section

Research Article

License

Creative Commons License

This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License.

All papers should be submitted electronically. All submitted manuscripts must be original work that is not under submission at another journal or under consideration for publication in another form, such as a monograph or chapter of a book. Authors of submitted papers are obligated not to submit their paper for publication elsewhere until an editorial decision is rendered on their submission. Further, authors of accepted papers are prohibited from publishing the results in other publications that appear before the paper is published in the Journal unless they receive approval for doing so from the Editor-In-Chief.

IJISAE open access articles are licensed under a Creative Commons Attribution-ShareAlike 4.0 International License. This license lets the audience to give appropriate credit, provide a link to the license, and indicate if changes were made and if they remix, transform, or build upon the material, they must distribute contributions under the same license as the original.