A Low-delay Configurable Register for FPGA using GDI Technique
Keywords:
FPGA, CLB, Configurable register, latency, GDIAbstract
The fundamental building block of FPGA (Field Programmable Gate Array) is the CLB (Configurable Logic Block). The sequential component of a CLB is a Configurable register. The goal of this paper is to show how to reduce the area of a low delay configurable register without significantly affecting its latency. To achieve this, we employed the GDI (Gate Diffusion Input) approach, which is well known for drastically reducing the transistor count. The GDI logic operates slightly different than a 2x1 mux. The primary issue with this technique is that it produces weak signals (weak 0s and weak 1s), while reducing the number of transistors. In this paper, we cleverly addressed the issue.
Downloads
References
Lu, Zhi-Yin, Jia-Feng Liu, Yun-Bing Pang, Zheug-Jie Li, Yu-Fan Zhang, Jin-Mei Lai, and Jian Wang.” A Low-delay Configurable Register for FPGA.” In 2019 IEEE 13th International Conference on ASIC (ASICON), pp. 1-4. IEEE, 2019.
Rose, Jonathan, Robert J. Francis, David Lewis, and Paul Chow.” Architecture of field-programmable gate arrays: The effect of logic block functionality on area efficiency.” IEEE Journal of Solid-State Circuits 25, no. 5 (1990): 1217-1225.
Fu, Yong, Yuan Wang, and Jin-mei Lai.” The design of FPGA’s high speed configurable logic units.” In 2012 IEEE 11th International Conference on Solid-State and Integrated Circuit Technology, pp. 1-3. IEEE, 2012.
Chandrakar, Shant, Dinesh Gaitonde, and Trevor Bauer.” Enhancements in UltraScale CLB architecture.” In Proceedings of the 2015 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, pp. 108-116. 2015.
Rani, D. Gracia Nirmala, C. Mathumitha, R. Priyadharshini, and S. Ra- jaram.” Design and implementation of Configurable Logic Block of an FPGA using quantum dot cellular automata.” In 2016 3rd International Conference on Devices, Circuits and Systems (ICDCS), pp. 43-48. IEEE, 2016.’
Sudhanya, P., SP Joy Vasantha Rani, and M. C. Lavanya.” Design of Logic Blocks for Efficient Architecture of FPGA.” In 2019 IEEE 1st International Conference on Energy, Systems and Information Processing (ICESIP), pp. 1-5. IEEE, 2019.
Hai-zhou, Lu, Lai Jin-mei, and Tong Jia-rong.” High effective dynamic reconfigurable registers in FPGA.” Journal of Fudan University (Natural Science) 48, no. 4 (2009).
Kumre, Laxmi, Ajay Somkuwar, and Ganga Agnihotri.” Analysis of GDI Technique for digital circuit design.” International Journal of Computer Applications 76, no. 16 (2013).
Morgenshtein, Arkadiy, Alexander Fish, and Israel A. Wagner.” Gate- diffusion input (GDI): a power-efficient method for digital combinatorial circuits.” IEEE transactions on very large-scale integration (VLSI) systems 10, no. 5 (2002): 566-581.
Joy, Upal Barua, Avishek Chakraborty, Preyonti Biswas, Arka Das, Swagata Sen, and Afra Tasnim.” Two-Bit Magnitude Comparator Design Using Gate Diffusion Input Technique and Static CMOS Logic.” In 2023 3rd International Conference on Robotics, Electrical and Signal Processing Techniques (ICREST), pp. 17-21. IEEE, 2023.
Downloads
Published
How to Cite
Issue
Section
License
![Creative Commons License](http://i.creativecommons.org/l/by-sa/4.0/88x31.png)
This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License.
All papers should be submitted electronically. All submitted manuscripts must be original work that is not under submission at another journal or under consideration for publication in another form, such as a monograph or chapter of a book. Authors of submitted papers are obligated not to submit their paper for publication elsewhere until an editorial decision is rendered on their submission. Further, authors of accepted papers are prohibited from publishing the results in other publications that appear before the paper is published in the Journal unless they receive approval for doing so from the Editor-In-Chief.
IJISAE open access articles are licensed under a Creative Commons Attribution-ShareAlike 4.0 International License. This license lets the audience to give appropriate credit, provide a link to the license, and indicate if changes were made and if they remix, transform, or build upon the material, they must distribute contributions under the same license as the original.