Design and Analysis of Passive Switching Crossbar Memristors Arrays using MATLAB
Keywords:
demonstrate, MATLAB, validated, significance, instrumentAbstract
Passive switching crossbar Memristors arrays represent a fundamental architecture in modern electronics, offering versatile applications in signal routing, memory storage, and computational tasks. This study focuses on the design and analysis of such arrays using MATLAB simulation techniques. The crossbar arrays consist of rows and columns of passive switches, typically diodes or memristors, where signals are routed based on the states of these switches. Through detailed simulations and analyses, this study provides insights into the operational principles of passive switching crossbar arrays, highlighting their advantages and limitations in practical applications. Results are validated against theoretical expectations and demonstrate the utility of MATLAB as an effective instrument in exploring and optimizing such intricate electronic system's performance. Summarize the key findings from the study on passive switching crossbar arrays. Reinforce the significance of MATLAB as a tool for designing and analyzing complex electronic systems. Emphasize the potential impact of the study’s results on advancing the field of passive switching technologies. Through detailed simulations and analyses, this study provides insights into the operational principles of passive switching crossbar arrays utilizing memristors. Results are validated against theoretical expectations and demonstrate the utility of MATLAB as an effective instrument in exploring and optimizing such intricate electronic system's performance
Downloads
References
Adeyemo, Adedotun, A. Jabir, J. Mathew, E. Martinelli, C. Di Natale, and M. Ottavi, “Efficient sensing approaches for high-density memristor sensor array,” Journal of Computational Electronics, 2017, in-review.
Adeyemo, Adedotun, A. Jabir, and J. Mathew, “Minimizing impact of wire re- sistance in low-power crossbar array write scheme,” Journal of Low Power Elec- tronics, vol. 13, no. 4, pp. 649–660, 2017.
Adeyemo, Adedotun, A. Jabir, J. Mathew, E. Martinelli, C. Di Natale, and M. Ottavi, “Reliable gas sensing with memristive array,” in 2017 IEEE 23rd Interna- tional Symposium on On-Line Testing and Robust System Design (IOLTS), 2017, pp. 244–246.
Adeyemo, Adedotun, X. Yang, A. Bala, and A. Jabir, “Analytic models for cross- bar write operation,” in Embedded Computing and System Design (ISED), 2016 Sixth International Symposium on, 2016, pp. 313–317.
Adeyemo, Adedotun, X. Yang, A. Bala, J. Mathew, and A. Jabir, “Analytic mod- els for crossbar read operation,” in IEEE International Symposium on On-Line Testing and Robust System Design (IOLTS), 2016, pp. 3–4.
Adeyemo, Adedotun, J. Mathew, A. M. Jabir, and D. Pradhan, “Exploring error- tolerant low-power multiple-output read scheme for memristor-based memory ar- rays,” in IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS), 2015, pp. 17–20.
Adeyemo, Adedotun, J. Mathew, A. Jabir, and D. Pradhan, “Write scheme for multiple complementary resistive switch (crs) cells,” in IEEE International Work- shop on Power and Timing Modeling, Optimization and Simulation (PATMOS), 2014, pp. 1–5.
X. Yang, Adeyemo, Adedotun, A. Bala, and A. Jabir, “Parasitic effects on mem- ristive logic architecture,” in 2017 27th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS), Sep. 2017, pp. 1–5.
X. Yang, Adeyemo, Adedotun, A. Bala, and A. Jabir, “Novel techniques for memristive multifunction logic design,” The VLSI Journal on Integration, 2017.
X. Yang, Adeyemo, Adedotun, A. Jabir, and J. Mathew, “High-performance single-cycle memristive multifunction logic architecture,” Electronics Letters, vol. 52, no. 11, pp. 906–907, 2016.
A. Bala, Adeyemo, Adedotun, X. Yang, and A. Jabir, “High level abstraction of memristor model for neural network simulation,” in Embedded Computing and System Design (ISED), 2016 Sixth International Symposium on, 2016, pp. 318– 322.
X. Yang, Adeyemo, Adedotun, A. Bala, and A. Jabir, “Novel memristive logic architectures,” in Power and Timing Modeling, Optimization and Simulation (PAT- MOS), 2016 26th International Workshop on, 2016, pp. 196–199.
Adeyemo, Adedotun, A. Jabir, J. Mathew, E. Martinelli, C. Di Natale, and M. Ottavi, Memristive sensor array, UK Patent App. 1616837.9, Oct. 2016.
A. Jabir, Adeyemo, Adedotun, and X. Yang, Memristive multifunction logic ar- chitecture, UK Patent App. 1603089.2, Feb. 2016.
G. Moore, “Cramming more components onto integrated circuits,” Electronics Magazine, vol. 38, no. 8, 1965.
H.-S. P. Wong, L. Wei, and J. Deng, “The future of cmos scaling-parasitics engi- neering and device footprint scaling,” in Solid-State and Integrated-Circuit Tech- nology, 2008. ICSICT 2008. 9th International Conference on, 2008, pp. 21–24.
ITRS Report, 2016. [Online]. Available: http://www.itrs2.net/itrs-reports.html.
A. Bachtold, P. Hadley, T. Nakanishi, and C. Dekker, “Logic circuits with carbon nanotube transistors,” Science, vol. 294, no. 5545, pp. 1317–1320, 2001.
O. Y. Loh and H. D. Espinosa, “Nanoelectromechanical contact switches,” Nature nanotechnology, vol. 7, no. 5, pp. 283–295, 2012.
H.-S. P. Wong, S. Raoux, S. Kim, J. Liang, J. P. Reifenberg, B. Rajendran, M. Asheghi, K. E. Goodson, et al., “Phase change memory,” Proceedings of the IEEE, vol. 98, no. 12, pp. 2201–2227, 2010.
M. K. Qureshi, V. Srinivasan, and J. A. Rivers, “Scalable high performance main memory system using phase-change memory technology,” ACM SIGARCH Com- puter Architecture News, vol. 37, no. 3, pp. 24–33, 2009.
W. J. Gallagher and S. S. Parkin, “Development of the magnetic tunnel junction mram at ibm: From first junctions to a 16-mb mram demonstrator chip,” IBM Journal of Research and Development, vol. 50, no. 1, pp. 5–23, 2006.
S. Parkin, K. Roche, M. Samant, P. Rice, R. Beyers, R. Scheuerlein, E. Osulli- van, S. Brown, J. Bucchigano, D. Abraham, et al., “Exchange-biased magnetic tunnel junctions and application to nonvolatile magnetic random access memory,” Journal of Applied Physics, vol. 85, no. 8, pp. 5828–5833, 1999.
H. Kohlstedt, Y. Mustafa, A. Gerber, A. Petraru, M. Fitsilis, R. Meyer, U. Bo¨ ttger, and R. Waser, “Current status and challenges of ferroelectric memory devices,” Microelectronic Engineering, vol. 80, pp. 296–304, 2005.
S.-Y. Wu, “A new ferroelectric memory device, metal-ferroelectric-semiconductor transistor,” Electron Devices, IEEE Transactions on, vol. 21, no. 8, pp. 499–504, 1974.
M. Hosomi, H. Yamagishi, T. Yamamoto, K. Bessho, Y. Higo, K. Yamane, H. Yamada, M. Shoji, H. Hachino, C. Fukumoto, et al., “A novel nonvolatile memory with spin torque transfer magnetization switching: Spin-ram,” in Electron Devices Meeting, 2005. IEDM Technical Digest. IEEE International, 2005, pp. 459–462.
D. Brooks, “Reliable system design in the era of specialization,” in Keynote Talk, IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nan- otechnology Systems (DFTS), 2015.
J. Hutchby and M. Garner, “Assessment of the potential and maturity of selected emerging research memory technologies,” International Technology Roadmap for Semiconductors, 2010.
L. O. Chua, “Memristor-the missing circuit element,” Circuit Theory, IEEE Trans- actions on, vol. 18, no. 5, pp. 507–519, 1971. D. B. Strukov et al., “The missing memristor found,” Nature, vol. 453, no. 7191, pp. 80–83, 2008.
F. Miao, J. P. Strachan, J. J. Yang, M.-X. Zhang, I. Goldfarb, A. C. Torrezan,
P. Eschbach, R. D. Kelley, G. Medeiros-Ribeiro, and R. S. Williams, “Anatomy of a nanoscale conduction channel reveals the mechanism of a high-performance memristor,” Advanced Materials, vol. 23, no. 47, pp. 5633–5640, 2011.
Downloads
Published
How to Cite
Issue
Section
License
This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License.
All papers should be submitted electronically. All submitted manuscripts must be original work that is not under submission at another journal or under consideration for publication in another form, such as a monograph or chapter of a book. Authors of submitted papers are obligated not to submit their paper for publication elsewhere until an editorial decision is rendered on their submission. Further, authors of accepted papers are prohibited from publishing the results in other publications that appear before the paper is published in the Journal unless they receive approval for doing so from the Editor-In-Chief.
IJISAE open access articles are licensed under a Creative Commons Attribution-ShareAlike 4.0 International License. This license lets the audience to give appropriate credit, provide a link to the license, and indicate if changes were made and if they remix, transform, or build upon the material, they must distribute contributions under the same license as the original.
