Design and Simulation of 8-Bits Arithmetic Logic Unit (ALU) For Inverter Applications
Keywords:
Inverter, Full Subtractor, Multiplexer Tanner Tool V_12.5.Abstract
In this paper, an 8-bit ALU (Arithmetic Logic Unit) for 3V operation has been designed. Numerous mathematical and logical operations can be carried out using the ALU. The central processing unit (CPU), memory unit, and input/output unit are the fundamental components of a computer. The CPU of a computer is essentially the same as a human brain. The ALU, control unit, and all of the registers are included. All design were simulated using Tanner EDA tool v12.5 in 32nm 0.5 technology. Performance analyses were done with respect to power, delay and power delay product.
Downloads
References
A design of low power 8-bit ALU ;Beom Seon Ryu; Jung Sok Yi; Kie Young Lee; Tae Won Cho TENCON 99. Proceedings of the IEEE Region 10 Conference 2018,Volume: 2 Digital ObjectIdentifier:
10.1109/TENCON.1999.818556 ;Publication Year: 2016 , Page(s): 868 - 871 vol.2 ; IEEE Conference Publications .
Application Specific Low Power ALU Design ;Yu Zhou; Hui Guo Embedded and Ubiquitous Computing, 2008. EUC '08. IEEE/IFIP International Conference on Volume: 1 Digital Object Identifier: 10.1109/EUC.2008.81 Publication Year: 2008 , Page(s): 214 - 220 Cited by: 1; IEEE Conference Publications.
The power dissipation comparison of different ALU architectures ;JunkaiSun;AnpingJiang Mechanical and Electrical Technology (ICMET), 2010 2nd International Conference on Digital Object Identifier: 10.1109 /ICMET.2010.5598395 ;Publication Year: 2010 , Page(s): 430 - 433 ;IEEE Conference Publications.
Design of a high performance microcontroller; Hu Yue-li; Cao Jia-lin; Ran Feng; Liang Zhi-jian; High Density Microsystem Design and Packaging and Component Failure Analysis, 2004. HDP '04. Proceeding of the Sixth IEEE CPMT Conference on ;Digital Object Identifier: 10.1109/HPD.2004.1346667 ;Publication Year: 2004 , Page(s): 25 - 28 ; IEEE Conference Publications.
Design of a superconducting ALU with a 3-input XOR gate ; Takahashi, K.; Nagasawa, S.; Hasegawa, H.; Miyahara, K.; Takai, H.; Enomoto, Y.; Applied Superconductivity, IEEE Transactions on Volume: 13 , Issue:2 ,Part:1Digital Object Identifier: 10.1109/TASC.2003.813944 Publication Year: 2003 , Page(s): 551 - 554 Cited by: 3 ;IEEE Journals & Magazines .
The 8051 Microcontroller and Embedded Systems; Second Edition;2007 Muhammad Ali Mazidi, Janice Gillispie Mazidi, Rolin D. McKinlay.
N. Shylashree, B.Venkatesh,M.T.Saurab,et.al, “Design and analysis of high-speed 8-bit ALU using 18 nm FinFET technology” Volume 25, pages 2349–2359, (2019).
H. V. R. Aradhya, M. T. Mahadikar, R. Muniraj, M. S. Suraj, M. Moiz and H. R. Madan, "Design, analysis and performance comparison of GNRFET based adiabatic 8-bit ALU," 2016 IEEE International Conference on Recent Trends in Electronics, Information & Communication Technology (RTEICT), Bangalore, India, 2016, pp. 1584-1588, doi: 10.1109/RTEICT.2016.7808099.
S. Anand and S. Indu, "A Low Power and High Speed 8-bit ALU Design using 17T Full Adder," 2020 7th International Conference on Signal Processing and Integrated Networks (SPIN), Noida, India, 2020, pp. 514-519, doi: 10.1109/SPIN48934.2020.9070844.
A. Sharma and R. Tiwari, "Low power 8-bit ALU design using full adder and multiplexer," 2016 International Conference on Wireless Communications, Signal Processing and Networking (WiSPNET), Chennai, India, 2016, pp. 2160-2164, doi: 10.1109/WiSPNET.2016.7566525.
L. Samal and C. Samal, "Designing a low power 8-bit application specific processor," 2014 International Conference on Green Computing Communication and Electrical Engineering (ICGCCEE), Coimbatore, India, 2014, pp. 1-5, doi: 10.1109/ICGCCEE.2014.6922238.
H. Singh, "Power Aware Design and Implementation of 8-bit Asynchronous Arithmetic and Logic Unit," 2009 IEEE International Advance Computing Conference, Patiala, India, 2009, pp. 1037-1047, doi: 10.1109/IADCC.2009.4809158.
Downloads
Published
How to Cite
Issue
Section
License
This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License.
All papers should be submitted electronically. All submitted manuscripts must be original work that is not under submission at another journal or under consideration for publication in another form, such as a monograph or chapter of a book. Authors of submitted papers are obligated not to submit their paper for publication elsewhere until an editorial decision is rendered on their submission. Further, authors of accepted papers are prohibited from publishing the results in other publications that appear before the paper is published in the Journal unless they receive approval for doing so from the Editor-In-Chief.
IJISAE open access articles are licensed under a Creative Commons Attribution-ShareAlike 4.0 International License. This license lets the audience to give appropriate credit, provide a link to the license, and indicate if changes were made and if they remix, transform, or build upon the material, they must distribute contributions under the same license as the original.
