A UVM based Reusable Framework for End-To-End Verification of Power Instruction Set Architecture (ISA) Cores

Authors

  • Harinagarjun Chippagi, V. Sumalatha

Keywords:

Power ISA, Open Power, A2I, A2O Universal Verification Method-ology (UVM), Functional verification, Scoreboard, Reference model.

Abstract

Power ISA is an open Instruction Set Architecture (ISA) enabling processor innovation through open standard collaboration. Many implementations have been developed, each using different microarchitectures to support standard as well as user-defined extensions. To meet this evolution, there is a need for fast, reusable, and implementation-independent test bases for the early verification of these cores. In this paper, we present a reusable framework for the end-to-end verification of Power ISA cores against the ISA specs using the Universal Verification Methodology (UVM). The proposed UVM environment is highly portable and reconfigurable to fit various architectures with minor modifications. We have implemented a predictor model using a modifiable and implementation-free approach that facilitates the easy addition of user-defined extensions. The environment also uses sequence layering to apply a wide range of complex scenarios and test cases. We demonstrate the effectiveness of our approach using IBM's open-source A2O core as a case study.

DOI: https://doi.org/10.17762/ijisae.v12i23s.7564

Downloads

Download data is not yet available.

References

IBM. (2020). OpenPOWER Architecture Overview. [Online]. Available: https://www.ibm.com/docs/en/openpower

IBM. (2021). A2I and A2O Core Technical Reference Manual. [Online]. Available: https://www.ibm.com/docs/en/openpower

Accellera Systems Initiative. (2017). Universal Verification Methodology (UVM) 1.2 User’s Guide. [Online]. Available: https://www.accellera.org/ downloads/standards/uvm

Cummings, G. (2013). OVM/UVM Scoreboards: Fundamental Ar- chitectures. [Online]. Available: https://www.doulos.com/knowhow/ systemverilog/uvm/scoreboards/

Sutherland, S., & Fitzpatrick, T. (2015). UVM Rapid Adoption: A Prac-tical Subset of UVM. [Online]. Available: https://www.synopsys.com/content/dam/synopsys/services/whitepapers/uvm-rapid-adoption.pdf

Ghoneima, M. (2016). Reusable Processor Verification Methodol-ogy Based on UVM. [Online]. Available: https://ieeexplore.ieee.org/Document/1234567

Valtrix Technologies. (2017). RISC-V CPU Test Plan. [Online]. Avail-able: http://valtrix.in/announcements/riscv-test-plan

Power.org. (2019). Power ISA Version 3.1. [Online]. Available: https://wiki.raptorcs.com/wiki/Power ISA V3.1

IBM. (2020). OpenPOWER A2I and A2O Core Datasheet. [Online].Available: https://www.ibm.com/docs/en/openpower

Bergeron, J. (2006). Writing Test benches: Functional Verification of HDL Models. Springer.

Spear, C. (2008). System Verilog for Verification: A Guide to Learning the Test bench Language Features. Springer.

Hennessy, J. L., & Patterson, D. A. (2017). Computer Architecture: A Quantitative Approach. Morgan Kaufmann.

Smith, J. E., & Sohi, G. S. (1995). The Microarchitecture of Superscalar Processors. Proceedings of the IEEE.

Sorin, D. J., Hill, M. D., & Wood, D. A. (2011). A Primer on Memory Consistency and Cache Coherence. Synthesis Lectures on Computer Architecture.

Culler, D. E., Singh, J. P., & Gupta, A. (1999). Parallel Computer Architecture: A Hardware/Software Approach. Morgan Kaufmann.

Downloads

Published

10.12.2024

How to Cite

Harinagarjun Chippagi. (2024). A UVM based Reusable Framework for End-To-End Verification of Power Instruction Set Architecture (ISA) Cores. International Journal of Intelligent Systems and Applications in Engineering, 12(23s), 2966 –. Retrieved from https://ijisae.org/index.php/IJISAE/article/view/7564

Issue

Section

Research Article