Scheduling Algorithm in Reconfigurable Architecture for Multicore Environment

Authors

  • Ashish S. Bhopale Research Scholar G. H. Raisoni University, Anjangaon Bari Road, Amravati, India
  • Archana O. Vyas Head and Associate Professor, Dept. of Electronics and Telecommuinication Engineering Dr. Rajendra Gode Institute of Technology and Research, Amravati, India

Keywords:

HDL, FPGA, Scheduling Algorithm, Xilinx Vivado, HLS, CPLD

Abstract

Multiple tasks arrive at the node which are processed speedily to attend the data packets arriving from the multiple nodes and hence extend the required services. To handle multiple data packets, multiple tasks are executed at the same time to speed up the process. On the hardware side each node is having limited resources on which multiple tasks uses these hardware resources on time sharing basis. Through this research paper, a new technique for handling the multiple tasks concurrently is disclosed. The proposed technique is implemented using the reconfigurable architecture which is famous for concurrent hardware execution. The algorithm is described using high speed integrated circuit hardware description language. The description is targeted to the modern concurrent programmable hardware architecture. The hardware description is performed using the Xilinx Vivado High Level Synthesis (HLS) Tool.

Downloads

Download data is not yet available.

References

A. Bestavros and D. Spartiotis, "Probabilistic job scheduling for distributed real-time applications," [1993] Proceedings of the IEEE Workshop on Real-Time Applications, 1993, pp. 97-101, doi: 10.1109/RTA.1993.263108.

G. Lipari and S. K. Baruah, "Efficient scheduling of real-time multi-task applications in dynamic systems," Proceedings Sixth IEEE Real-Time Technology and Applications Symposium. RTAS 2000, 2000, pp. 166-175, doi: 10.1109/RTTAS.2000.852461.

Zhu Xiangbin and Tu Shiliang, "An improved dynamic scheduling algorithm for multiprocessor real-time systems," Proceedings of the Fourth International Conference on Parallel and Distributed Computing, Applications and Technologies, 2003, pp. 710-714, doi: 10.1109/PDCAT.2003.1236397.

H. Hassan, A. Crespo and A. Garcia, "Scheduling algorithms for improving the response in intelligent real-time environments," Proceedings Seventh Euromicro Workshop on Real-Time Systems, 1995, pp. 93-98, doi: 10.1109/EMWRTS.1995.514298.

G. Nelissen, V. Berten, J. Goossens and D. Milojevic, "Reducing Preemptions and Migrations in Real-Time Multiprocessor Scheduling Algorithms by Releasing the Fairness," 2011 IEEE 17th International Conference on Embedded and Real-Time Computing Systems and Applications, 2011, pp. 15-24, doi: 10.1109/RTCSA.2011.57.

Sungyoung Lee, S. K. Oh and Chul Hee Woo, "Dual-token-based fault-tolerant scheduling for hard real-time multiprocessor systems," Proceedings Fifth International Conference on Real-Time Computing Systems and Applications (Cat. No.98EX236), 1998, pp. 232-238, doi: 10.1109/RTCSA.1998.726423.

Taewoong Kim, Heonshik Shin and Naehyuck Chang, "Scheduling algorithm for hard real-time communication in demand priority network," Proceeding. 10th EUROMICRO Workshop on Real-Time Systems (Cat. No.98EX168), 1998, pp. 45-52, doi: 10.1109/EMWRTS.1998.685067.

V. S. Vora and A. K. Somkuwar, "An advanced approach for implementation of real time scheduling algorithm for efficient mass production," 2013 International Conference on Intelligent Systems and Signal Processing (ISSP), 2013, pp. 224-227, doi: 10.1109/ISSP.2013.6526907.

C. Chuang, Y. Chen and C. Hsueh, "Scheduling Low-Utilized Real-Time Systems with End-to-End Timing Constraints," 2016 IEEE 22nd International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA), 2016, pp. 98-98, doi: 10.1109/RTCSA.2016.53.

A. Molano, K. Juvva and R. Rajkumar, "Real-time filesystems. Guaranteeing timing constraints for disk accesses in RT-Mach," Proceedings Real-Time Systems Symposium, 1997, pp. 155-165, doi: 10.1109/REAL.1997.641278.

Downloads

Published

07.01.2024

How to Cite

Bhopale, A. S. ., & Vyas, A. O. . (2024). Scheduling Algorithm in Reconfigurable Architecture for Multicore Environment. International Journal of Intelligent Systems and Applications in Engineering, 12(10s), 495–501. Retrieved from https://ijisae.org/index.php/IJISAE/article/view/4398

Issue

Section

Research Article

Similar Articles

You may also start an advanced similarity search for this article.