Enhancing Efficiency and Performance with RFT Gate Designs
Keywords:
CLB, FPGA, Fault Tolerant, Unwanted Output, Look-Up Table, Reversible Logic.Abstract
Ensuring congruence between the input vector's parity and that of the output vector stands as a pivotal requirement within fault-tolerant reversible logic gate circuits. This parity-conserving attribute assumes paramount significance in discerning latent anomalies within the circuitry. Particularly in the realm of nanotechnology applications, this trait serves as a linchpin in crafting fault-tolerant systems. The realm of reversible logic gates (RLGs) designated for fault tolerance enjoys widespread recognition for its adeptness in nascent computing paradigms, exemplified by optical and quantum computing. Within our discourse, we introduce the concept of reversible fault-tolerant lookup tables (LUTs), wielding profound influence in the evolution of Configurable Logic Blocks (CLBs). This architectural construct of CLBs amalgamates fault-tolerant reversible logic constituents, encompassing D-Latches, Master-Slave Flip-flops, and Multiplexers. Our proposed architecture undergoes exhaustive simulation, logical scrutiny, and FPGA Spartan 3-based implementation. The resultant simulation outcomes and practical deployments corroborate the efficacy underlying the design of reversible fault-tolerant (RFT) gates. Particularly noteworthy are the discernible reductions observed in power dissipation and latency within these gates. In the precincts of 90 nm CLB technology, a conspicuous power decrease of around 95.5% is discerned, accentuated further to 98% in the context of 45 nm CLB technology. These empirical revelations serve to underscore the inherent potential of reversible fault-tolerant gate configurations, poised to augment efficiency and performance benchmarks across FPGA applications.
Downloads
References
Glück, R. and Yokoyama, T., 2023. Reversible computing from a programming language perspective. Theoretical Computer Science, 953, p.113429.
Bhattacharya, S. and Sen, A., 2021. A Review on Reversible Computing and it’s applications on combinational circuits. International Journal, 9(6).
Shamsujjoha, M., Babu, H.M.H. and Jamal, L., 2013. Design of a compact reversible fault tolerant field programmable gate array: A novel approach in reversible logic synthesis. Microelectronics journal, 44(6), pp.519-537.
Haque, M.U., Sworna, Z.T. and Babu, H.M.H., 2016, January. An improved design of a reversible fault tolerant lut-based fpga. In 2016 29th International Conference on VLSI Design and 2016 15th International Conference on Embedded Systems (VLSID) (pp. 445-450). IEEE.
Vidhya, N., Seethalakshmi, V., Arul, A., Dhanasekar, J. and Vinodhini, N., 2023, September. Era of reversible logic based quantum computing on low power applications. In AIP Conference Proceedings (Vol. 2764, No. 1). AIP Publishing.
Proesmans, K., Ehrich, J. and Bechhoefer, J., 2020. Finite-time Landauer principle. Physical Review Letters, 125(10), p.100602.
Frank, M.P., 2020. Fundamental Physics of Reversible Computing--An Introduction (No. SAND2020-9778C). Sandia National Lab.(SNL-NM), Albuquerque, NM (United States).
Chen, Z., Leugering, J., Cauwenberghs, G. and Chakrabartty, S., 2024. Energy-efficiency Limits on Training AI Systems using Learning-in-Memory. arXiv preprint arXiv:2402.14878.
Moore, M., 2020. Devices and systems™.
Ravi L. S. and Naveen K. B., "Efficient Design of Configurable Logic Block with Customized LUT using Reversible Fault Tolerant Gates," International Journal of Intelligent Systems and Applications in Engineering (IJISAE), vol. 12, no. 16s, pp. 217-226, 2024.
Naz, S.F. and Shah, A.P., 2023. Reversible gates: A paradigm shift in computing. IEEE Open Journal of Circuits and Systems.
Noorallahzadeh, M., Mosleh, M., Ahmadpour, S.S., Pal, J. and Sen, B., 2023. A new design of parity preserving reversible Vedic multiplier targeting emerging quantum circuits. International Journal of Numerical Modelling: Electronic Networks, Devices and Fields, 36(5), p.e3089.
Singh, R. and Sharma, D.K., 2020. Fault tolerant reversible gate based sequential quantum dot cellular automata circuits: design and contemplation. Journal of Nanoelectronics and Optoelectronics, 15(3), pp.331-344.
Ahmadpour, S.S., Navimipour, N.J., Mosleh, M. and Yalcin, S., 2023. Nano-design of ultra-efficient reversible block based on quantum-dot cellular automata. Frontiers of Information Technology & Electronic Engineering, 24(3), pp.447-456.
Heikalabad, S.R., 2024. Reversible priority encoder in quantum-dot cellular automata. Inorganic Chemistry Communications, p.112401.
Sozzo, E.D., Conficconi, D., Zeni, A., Salaris, M., Sciuto, D. and Santambrogio, M.D., 2022. Pushing the level of abstraction of digital system design: A survey on how to program fpgas. ACM Computing Surveys, 55(5), pp.1-48.
Rai, S., Nath, P., Rupani, A., Vishvakarma, S.K. and Kumar, A., 2021. A survey of FPGA logic cell designs in the light of emerging technologies. IEEE Access, 9, pp.91564-91574.
Tan, B.L., Mok, K.M., Chang, J.J., Lee, W.K. and Hwang, S.O., 2021. RISC32-LP: Low-power FPGA-based IoT sensor nodes with energy reduction program analyzer. IEEE Internet of Things Journal, 9(6), pp.4214-4228.
Haque, M.U., Sworna, Z.T. and Babu, H.M.H., 2016, January. An improved design of a reversible fault tolerant lut-based fpga. In 2016 29th International Conference on VLSI Design and 2016 15th International Conference on Embedded Systems (VLSID) (pp. 445-450). IEEE.
Venkata, S.K., Roy, B.K. and Mohanty, P., 2022. Field programmable gate array implementation of an intelligent soft calibration technique for linear variable differential transformers. F1000Research, 11, p.370.
Xie, L., Du Nguyen, H.A., Taouil, M., Hamdioui, S., Bertels, K. and Alfailakawi, M., 2022, December. Non-volatile look-up table based FPGA implementations. In 2022 11th International Design & Test Symposium (IDT) (pp. 165-170). IEEE.
Li, Y., Zhang, Y., Liu, J., Gong, J., Wang, J., Lai, J., Tao, X. and Qu, G., 2022. AutoTEA: An Automated Transistor-level Efficient and Accurate design tool for FPGA design. Integration, 87, pp.231-240.
Gao, C., Liu, H., Wang, X. and Huang, J., 2023, October. Configuration circuit design for burn-in test of CLB based on structure. In 2023 Prognostics and System Health Management Conference (PHM) (pp. 1-5). IEEE.
Zhang, Y., Zhu, C., Cheng, X. and Xie, G., 2022. Design and Implementation of SRAM for LUT and CLB Using Clocking Mechanism in Quantum-Dot Cellular Automata. IEEE Transactions on Circuits and Systems II: Express Briefs, 69(9), pp.3909-3913.
Seyedi, S., Otsuki, A. and Navimipour, N.J., 2021. A new cost-efficient design of a reversible gate based on a nano-scale quantum-dot cellular automata technology. Electronics, 10(15), p.1806.
Langenberg, B., Pham, H. and Steinwandt, R., 2020. Reducing the cost of implementing the advanced encryption standard as a quantum circuit. IEEE Transactions on Quantum Engineering, 1, pp.1-12.
Nash, B., Gheorghiu, V. and Mosca, M., 2020. Quantum circuit optimizations for NISQ architectures. Quantum Science and Technology, 5(2), p.025010.
Patidar, M., Kumar, D.A., William, P., Loganathan, G.B., Billah, A.M. and Manikandan, G., 2024. Optimized design and investigation of novel reversible toffoli and peres gates using QCA techniques. Measurement: Sensors, 32, p.101036.
Polash, M.M.A. and Sultana, S., 2020. Design of a LUT-based reversible field programmable gate array. Journal of computing, 2(10), pp.103-108.
Shamsujjoha, M., Babu, H.M.H. and Jamal, L., 2023. Design of a compact reversible fault tolerant field programmable gate array: A novel approach in reversible logic synthesis. Microelectronics journal, 44(6), pp.519-537.
Tara, N., Babu, H.M.H. and Jamal, L., 2022. Power efficient optimum design of the reversible plessey logic block of a field-programmable gate array. Sustainable Computing: Informatics and Systems, 16, pp.76-92.
Samrin, S.S., Patil, R., Itagi, S., Chetti, S.C. and Tasneem, A., 2022. Design of logic gates using reversible gates with reduced quantum cost. Global Transitions Proceedings, 3(1), pp.136-141.
Downloads
Published
How to Cite
Issue
Section
License
This work is licensed under a Creative Commons Attribution-ShareAlike 4.0 International License.
All papers should be submitted electronically. All submitted manuscripts must be original work that is not under submission at another journal or under consideration for publication in another form, such as a monograph or chapter of a book. Authors of submitted papers are obligated not to submit their paper for publication elsewhere until an editorial decision is rendered on their submission. Further, authors of accepted papers are prohibited from publishing the results in other publications that appear before the paper is published in the Journal unless they receive approval for doing so from the Editor-In-Chief.
IJISAE open access articles are licensed under a Creative Commons Attribution-ShareAlike 4.0 International License. This license lets the audience to give appropriate credit, provide a link to the license, and indicate if changes were made and if they remix, transform, or build upon the material, they must distribute contributions under the same license as the original.
